Distance between well edge and well (substrate) contact in the p-n-p-n latchup path. S Distance between anode and cathode in the p-np-n latchup path. W Distance between the two adjacent well (substrate) contacts in the p-n-p-n latchup path.
Index Terms-Bipolar-trigger voltage, latchup, siliconcontrolled rectifier (SCR), system-level electrostatic-discharge (ESD) test, transient-induced latchup (TLU).

NOMENCLATURE
D Freq
Damping frequency of bipolar-trigger voltage on power pins of CMOS ICs.
D Factor
Damping factor of bipolar-trigger voltage on power pins of CMOS ICs. Distance between well edge and well (substrate) contact in the p-n-p-n latchup path.
S
Distance between anode and cathode in the p-np-n latchup path. W Distance between the two adjacent well (substrate) contacts in the p-n-p-n latchup path.
Time-dependent voltage function used in device simulation to simulate the bipolar-trigger voltage on power pins of CMOS ICs [7] . The test standard to verify the TLU immunity of CMOS ICs has been also announced [8] . This tendency results from not only the progress of circuitry functionality but also the strict requirements of the system-level electrostatic-discharge (ESD) test [9] for electromagnetic-compatibility (EMC) regulation. During the system-level ESD test, the electrical/electronic products are usually requested to sustain the ESD level of ±8 kV (±15 kV) under contact-discharge (air-discharge) test mode to achieve the immunity requirement of "level 4." Fig. 1 shows the measurement setup of the system-level ESD test with an indirect contact-discharge test mode [9] . When the ESD gun zaps to 0018-9383/$25.00 © 2007 IEEE Fig. 1 . Measurement setup of the system-level ESD test with an indirect contact-discharge test mode [9] . The ESD-gun zapping on the HCP could cause TLU on all CMOS ICs inside the EUT. the horizontal coupling plane (HCP), all CMOS ICs inside the equipment under test (EUT) will be disturbed due to the high ESD-coupled energy, as shown in the inset figure of Fig. 1 . With an ESD voltage of +1000 V, zapping on the HCP, the measured V DD transient waveform on one (CMOS IC#1) of the CMOS ICs inside the EUT is shown in Fig. 2 . The V DD power line of CMOS IC#1 no longer maintains its normal dc voltage level of +2.5 V but acts as a bipolar (underdamped sinusoidal) voltage with a +V Peak of +15 V. Such bipolar voltage on power pins of CMOS ICs can easily trigger TLU [10] , even though such TLU-sensitive CMOS ICs have already met the quasistatic latchup test standard [11] .
The previous work [10] proved that the bipolar-trigger voltage on power pins of CMOS ICs is the major stimulus to initiate TLU under the system-level ESD test. Such bipolar trigger can generate the TLU-triggering current-sweep-back current (I Sb ). Three dominant parameters to determine I Sb are D Freq , D Factor , and +V Peak (−V Peak ) [10] . Thus, it is important to investigate the TLU dependence on D Freq , D Factor , and +V Peak (−V Peak ). In real situations, these parameters depend on the charged voltage of the ESD gun, the adopted TLU test mode, and the board-level noise-decoupling filters, etc. Furthermore, the transient noise coupled into chips also strongly depends on the parasitic capacitance, inductance, and resistance of metal traces in the board-/chip-level layout. It is straightforward that a larger voltage amplitude of +V Peak (−V Peak ) (i.e., larger transient noise) can initiate the TLU more easily. However, so far, it has not been investigated yet how D Freq and D Factor impact the TLU immunity under the system-level ESD test.
In this paper, the TLU dependence on D Freq and D Factor of bipolar-trigger voltage will be investigated in time domain by device simulation. Based on the comprehensive simulation results, the board-level noise filters can be properly developed to efficiently eliminate the ESD-coupled noise for the TLU prevention. The simulation results on TLU have been verified with silicon test chips that are fabricated in a 0.25-µm CMOS process.
II. BIPOLAR-TRIGGER WAVEFORMS UNDER SYSTEM-LEVEL ESD TEST
During the system-level ESD test, D Freq , D Factor , and +V Peak (−V Peak ) depend on many factors. Specifically, the board-level noise-decoupling filter is a dominant factor to determine these parameters. With an ESD voltage of +3000 V, zapping on the HCP, the measured V DD and I DD transient waveforms on CMOS IC#1 without and with the noisedecoupling filter are shown in Fig. 3(a) and (b), respectively. Clearly, D Freq , D Factor , and +V Peak (−V Peak ) of V DD waveforms are all different in Fig. 3(a) and (b) because of the decoupling capacitance (0.1 µF). As a result, D Freq , D Factor , and +V Peak (−V Peak ) can be altered by the noise-decoupling filter, thus strongly dominating the occurrence of TLU under the system-level ESD test.
To clarify this issue, the TLU can be initiated with an instantaneously increasing I DD if there is no decoupling capacitance, as shown in Fig. 3(a) . After the ESD-induced disturbance on V DD , I DD is kept at a high current of 80 mA, while V DD is pulled down to the latchup holding voltage of 1.8 V. However, TLU does not occur if an additional decoupling capacitance of 0.1 µF is added between V DD and V SS of this TLU-sensitive CMOS IC#1, as shown in Fig. 3(b) . Thus, I DD does not increase after the ESD-induced disturbance on V DD . From the measured TLU transient waveforms in Fig. 3 (a) and (b), the occurrence of TLU strongly depends on D Freq , D Factor , and +V Peak (−V Peak ) of the bipolar-trigger waveforms on power pins of CMOS ICs. The board-level noise filters dominate these parameters, which have strong impacts on TLU.
III. TLU SIMULATION
The TLU dependence on both D Freq and D Factor can be investigated by device simulation. Silicon-controlled rectifier (SCR) is used as the test structure for TLU simulation because the occurrence of latchup results from the parasitic SCR in CMOS ICs. The SCR structure with specified layout parameters of D = 6.7 µm and S = 1.2 µm is used for the TLU simulation in this paper, as shown in Fig. 4 . To apply a bipolar trigger on V DD of the defined SCR structure, a specific time-dependent voltage source function in the following is used 20 MHz, and +14.6 V, respectively. During the time period of 50 ns ≤ t ≤ 75 ns, the N-well/P-substrate junction is reverse biased (V DD > 0), and thus, only transient displacement current (I Ds ) or junction leakage current can be found within the p-n-p-n latchup path. Because such I Ds or junction leakage current is too small to initiate TLU, I DD is negligible within this time period. During the time period of 75 ns ≤ t ≤ 87.5 ns, the N-well/P-substrate junction is forward biased when V DD drops below 0 V, leading to a large number of minority carriers stored in the N-well/P-substrate region. Afterwards, during the time period of 87.5 ns ≤ t ≤ 100 ns, when V DD returns from −V Peak to its normal operating voltage of +2.5 V, these stored minority holes (electrons) will be "swept-back" to the P-substrate (N-well) region where they originally come from. As a result, the so-called "sweep-back" current I Sb is formed to initiate TLU, leading I DD to significantly increase. The corresponding simulated 2-D current flow lines with respect to the various transient timing points are shown in Fig. 6 . At timing point C, the N-well/P-substrate junction is forward biased due to a negative V DD . Afterwards, during the transition from timing point C to E, the N-well/P-substrate junction returns from the forward-biased state (V DD < 0, timing points C and D) to the reverse-biased state (V DD > 0, timing point E), while I Sb is formed to initiate TLU. The simulation For D Factor > 10 4 s −1 , both V P+ and V P− increase with D Factor because a larger V P+ (V P− ) is necessary for a larger D Factor to provide a known fixed −V Peak (i.e., fixed I Sb ) which can initiate TLU. Additionally, compared with the negativegoing (V P < 0) bipolar voltage, the positive-going (V P > 0) bipolar voltage needs to take an additional half duration for decaying before reaching to −V Peak . Thus, V P+ that is larger than V P− is necessary to compensate this additional voltage attenuation within the half duration. Fig. 7(b) . D Freq is inversely proportional to the duration of bipolar-trigger waveforms. Thus, D Freq determines how fast the bipolar-trigger waveform will be attenuated within its first duration. For example, for a fixed V P and D Factor , higher D Freq (shorter duration) means that the bipolar-trigger voltage takes less time for decaying before reaching to −V Peak (i.e., larger −V Peak ).
B. Relations Between
For D Freq < 0.8 MHz, V P+ is smaller than V P− . Such simulation results are different with those in Fig. 7(a) where V P+ is larger than V P− . For the V P− case, Fig. 8 to perform a negative-going bipolar voltage but a negativegoing unipolar overdamped voltage instead. TLU does not occur because t P is too long (∼3 µs) to generate a sufficient I Sb [10] , even though the magnitude of −V Peak is as high as 28 V. For the V P+ case, Fig. 9 shows the simulated V DD and I DD transient responses for a bipolar trigger with the same parameters as those in Fig. 8 but with V P of +150 V. Similarly, a positive-going unipolar overdamped voltage is formed due to the given D Factor . However, TLU could be initiated by I Ds , while V DD initially increases from the normal operating voltage (+2.5 V) to +V Peak , even though the magnitudes of both V P and +V Peak (150 V and 25 V) are smaller than those (200 and 28 V) in Fig. 8 . Two different TLU-triggering currents have been mentioned: I Ds [12] and I Sb [10] . It has been clarified that I Sb can initiate TLU more easily than I Ds [13] . From the simulation results in Figs. 8 and 9 , however, I Ds (Fig. 9) can initiate TLU more easily than I Sb (Fig. 8) due to a very low D Freq . For D Freq > 1000 MHz, both V P+ and V P− significantly increase, as shown in Fig. 7(b) . Fig. 10 From the aforementioned comprehensive simulation results, the bipolar trigger with D Freq of several tens of megahertz can initiate TLU most easily due to the smallest V P+ (V P− ) under 10 MHz < D Freq < 100 MHz, as shown in Fig. 7(b) . Otherwise, the TLU is less sensitive to the bipolar trigger with an excessively large D Factor [ Fig. 7(a) ] or an excessively high/low D Freq [ Fig. 7(b) ].
IV. EXPERIMENTAL VERIFICATION
A. TLU Measurement Setup
SCR is used as the test structure for the TLU measurement. The device cross-sectional view and layout top view of the SCR structure are shown in Fig. 12(a) and (b) , respectively. The geometrical parameters such as D, S, and W represent the distances between well edge and well (substrate) contact, anode and cathode, and the adjacent well (substrate) contacts, respectively. All the SCR structures are fabricated in a 0.25-µm salicided CMOS technology.
The component-level TLU measurement setup with a bipolar trigger is used for the experimental verifications of TLU [13] , [15] , as shown in Fig. 13 . An ESD simulator is used to generate the bipolar-trigger source V Charge . A capacitor with a capacitance of 200 pF that is used in the machine model (MM) ESD test is employed as the charged capacitor. The devise under test (DUT) is the SCR test structure shown in Fig. 12 . The P + anode (N + cathode) and the N + well contact (P + substrate contact) are connected together to V DD (ground). Fig. 13 . Component-level TLU measurement setup with a bipolar trigger [13] , [15] . The measured V DD and I DD transient responses with V Charge of +10 V and +14 V are shown in Fig. 14(a) and (b) , respectively. The DUT (SCR) has layout parameters of D = 6.7 µm, S = 1.2 µm, and W = 22.5 µm. With a smaller V Charge of +10 V, V DD is the intended bipolar trigger that is just similar to that under the system-level ESD test [16] . In addition, TLU does not occur because I DD does not increase after applying the bipolar trigger on V DD , as shown in Fig. 14(a) . TLU still does not occur until V Charge increases up to +14 V. Once TLU is initiated, I DD significantly increases up to 120 mA, and V DD is pulled down to the latchup holding voltage of 1.5 V, as shown in Fig. 14(b) . The measured waveforms in Fig. 14 
B. Experimental Verification on TLU
The TLU levels of the fabricated SCR test structures with various geometrical parameters are shown in Fig. 15 . The TLU level is defined as the minimum positive (negative) V Charge which can initiate TLU. The magnitudes of negative TLU level (< 9 V) of all the SCR structures are smaller than those of the positive TLU level (> 13 V). With the measured bipolar-trigger waveform in Fig. 14(a) , it can be extracted from (1) Fig. 7 (a) and (b), V P− is smaller than V P+ for a bipolar trigger with such D Freq (8 MHz) and D Factor (1.5 × 10 6 s −1 ). Thus, the experimental verifications in Fig. 15 are consistent with the device simulation results in Fig. 7 .
The explanations of simulated TLU characteristics in Figs. 7 and 11 are based on the assumption that the minimum −V Peak to initiate TLU is fixed for the same SCR structure. To experimentally verify this, a discharge resistor with a resistance of 1.5 kΩ is placed between the relay and the V DD node in the TLU measurement setup. As a result, another bipolar trigger with a higher D Freq and a larger D Factor can be generated, as shown in Fig. 16 . Fig. 16(a) shows the measured V DD and I DD transient responses with V Charge of +120 V. Compared with the measured V DD waveform in Fig. 14(a) , a higher D Freq of 12.5 MHz (larger D Factor of 1.5 × 10 7 s −1 ) can be extracted from (1). In addition, TLU does not occur due to a larger D Factor , even though V Charge is as high as +120 V. If V Charge further increases, TLU still does not occur until V Charge increases up to +200 V. Fig. 16(b) shows the measured V DD and I DD transient responses with V Charge of +200 V. In Figs. 14(b) and 16(b) , the minimum −V Peak to initiate TLU is fixed (−2.5 V) for the same SCR structure (D = 6.7 µm, S = 1.2 µm, and W = 22.5 µm), even though there are different D Freq 's and D Factor 's. Based on this result, the explanations of simulated TLU characteristics in this paper are indeed developed on a reasonable assumption.
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